Re: dilemma
Posted by OtZman on
Mon Oct 11th 2004 at 11:38am
Posted
2004-10-11 11:38am
OtZman
member
1890 posts
218 snarkmarks
Registered:
Jul 12th 2003
Occupation: Student
Location: Sweden
So I guess these Newcastle cores are better in some way compared to the older ones.
Re: dilemma
Posted by scary_jeff on
Mon Oct 11th 2004 at 4:51pm
1614 posts
191 snarkmarks
Registered:
Aug 22nd 2001
Ummm....
So after all that, nobody is any closer to knowing... anything :smile:
Re: dilemma
Posted by $loth on
Tue Oct 12th 2004 at 6:48am
$loth
member
2256 posts
292 snarkmarks
Registered:
Feb 27th 2004
Occupation: Student
Location: South England
speaking of cpu's, anyone used a new AMD sempron yet? Are they any good?
Re: dilemma
Posted by Crono on
Tue Oct 12th 2004 at 7:03am
Crono
super admin
6628 posts
700 snarkmarks
Registered:
Dec 19th 2003
Location: Oregon, USA
Sempron looks like an XP replacer.
Since, the market is pushing in Athlon 64, tha Athlon XP is going bye bye.
At least, that's how benchmarks and prices show it.
Re: dilemma
Posted by scary_jeff on
Tue Oct 12th 2004 at 8:49am
1614 posts
191 snarkmarks
Registered:
Aug 22nd 2001
Except the highest-priced one, the Semperon is a competitor for the Celeron. Overall the Celeron seems to be a better choice (better if you must but one of the two). Once again, if you want to know how good something is, go read it's review at one of the website in my first post.
Re: dilemma
Posted by Orpheus on
Tue Oct 12th 2004 at 9:28am
Orpheus
member
13860 posts
2024 snarkmarks
Registered:
Aug 26th 2001
Occupation: Long Haul Trucking
Location: Long Oklahoma - USA
i am about to leave out, but i heard a rumor that they will finally increase the old 128 k cache in those celerons.. finally making them worth buying..
/wanders off.
Re: dilemma
Posted by Crono on
Tue Oct 12th 2004 at 8:53pm
Crono
super admin
6628 posts
700 snarkmarks
Registered:
Dec 19th 2003
Location: Oregon, USA
I think the reason why Celerons are "supposedly" slower is because they have a few less registers then something like the P4, but I'm not sure.
As for cache. It'd be really nice, even though this would be insanly expensive, if they A: combined the CPU and Chipset, B: used D RAM exclusivly, C: conjoined the RAM at the CPU so it would take 1 cycle or so for access. Now, the rest of the bus for other parts would just be out the other side (in a physical sense). But oh man, that architecture would cost so much.
Sorry, Rambling again.